PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The article discusses a method of building a universal, parameterized clock management module for the process of functional simulation. The solution was designed for various families of FPGA circuits and popular VHDL compilers. The algorithm for automatic module configuration for given parameters of output clocks and method of synchronization with the reference clock are discussed. The basic solution implemented in the VHDL language in a behavioral form and selected examples of practical use for complex clock signal relations are presented in detail.
Krzysztof T. Pozniak
"VHDL-based parameterized clock manager simulator for FPGA", Proc. SPIE 10808, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2018, 108083Y (1 October 2018); https://doi.org/10.1117/12.2501465
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Krzysztof T. Pozniak, "VHDL-based parameterized clock manager simulator for FPGA," Proc. SPIE 10808, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2018, 108083Y (1 October 2018); https://doi.org/10.1117/12.2501465