Paper
1 November 1991 Novel regular-array ASIC architecture for 2-D ROS sorting
Michael F.X.B. van Swaaij, Francky V.M. Catthoor, Hugo J. De Man
Author Affiliations +
Abstract
In this paper a novel regular array architecture for the 2-D running order statistics sort problem will be presented. The architecture combines a high throughput in terms of sorted windows with low hardware costs and low I/O bandwidth. It will be shown that the throughput-hardware cost ratio is substantially better than that of previously published architectures for this sorting problem under the same I/O constraints. This has been achieved by a careful design of the sorting algorithm that is tuned to match as tightly as possible the needs of real-life applications requiring this type of sorting. This design illustrates that designing algorithms with both precise applications and an architectural style in mind can greatly reduce the cost of VLSI Application Specific Integrated Circuit (ASIC) implementation. In this way it enhances the feasibility of a VLSI implementation of an algorithm.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Michael F.X.B. van Swaaij, Francky V.M. Catthoor, and Hugo J. De Man "Novel regular-array ASIC architecture for 2-D ROS sorting", Proc. SPIE 1606, Visual Communications and Image Processing '91: Image Processing, (1 November 1991); https://doi.org/10.1117/12.50365
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Visual communications

Computer aided design

Integrated circuit design

Sensors

Very large scale integration

Array processing

Back to Top