Paper
2 July 1994 Multigigahertz performance of a superconducting analog-to-digital converter
Howard C. Luong, Theodore Van Duzer
Author Affiliations +
Proceedings Volume 2160, Superconductive Devices and Circuits; (1994) https://doi.org/10.1117/12.181009
Event: OE/LASE '94, 1994, Los Angeles, CA, United States
Abstract
This paper presents the progress we have made on our design, fabrication, and testing of a fully parallel superconducting analog-to-digital converter (ADC) with multi-GHz clock frequencies and input bandwidth. To our best knowledge, this converter is the first flash-type analog-to-digital converter ever reported in Josephson technology that fully integrates a quantizer and a thermometer-to-binary encoder to achieve binary outputs. In this design, the quantizer consists of 2(superscript N-1 comparators, each of which is realized using a hysteretic one- junction sampling SQUID driving a two-junction readout SQUID. A new logic family has been designed based on the same comparator building block and has been used to implement the thermometer-to- binary encoder. Taking advantage of the fact that the encoder's input is thermometer-coded, we have designed three-input and four-input quasi-XOR gates with only three NAND gates and therefore reduced significantly the total gate count. Functionalities of all the sub-circuits have been verified experimentally at clock frequencies up to 3 GHz, which is limited by our currently available testing equipment.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Howard C. Luong and Theodore Van Duzer "Multigigahertz performance of a superconducting analog-to-digital converter", Proc. SPIE 2160, Superconductive Devices and Circuits, (2 July 1994); https://doi.org/10.1117/12.181009
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Computer programming

Binary data

Logic devices

Superconductors

Logic

Control systems

RELATED CONTENT

Encoding of compatible micro-operations in LUT-based FSMs
Proceedings of SPIE (August 07 2017)
Reconfigurable logic design case
Proceedings of SPIE (July 02 2002)
VHDL control system for linear ultrasonic motors
Proceedings of SPIE (March 27 2006)

Back to Top