Three-dimensional, massively parallel, optically interconnected silicon computational hardware and architectures for high-speed IR scene generation

Huy H. Cat; D. Scott Wills; Nan Marie Jokerst; Martin A. Brooke; April S. Brown

doi:10.1117/12.210584

2 June 1995 Three-dimensional, massively parallel, optically interconnected silicon computational hardware and architectures for high-speed IR scene generation

Huy H. Cat, D. Scott Wills, Nan Marie Jokerst, Martin A. Brooke, April S. Brown

Author Affiliations +

Proceedings Volume 2469, Targets and Backgrounds: Characterization and Representation; (1995) https://doi.org/10.1117/12.210584
Event: SPIE's 1995 Symposium on OE/Aerospace Sensing and Dual Use Photonics, 1995, Orlando, FL, United States

Abstract

High frame rate infrared scene generation depends on high performance digital processors that are tightly coupled to infrared emitter arrays. Massively parallel image generation hardware can realize the type of high throughput, high frame rate processing that will characterize the next generation of scene generators. This work outlines projects in massively parallel, high throughput image generation hardware using thin film optoelectronic devices which are integrated directly onto low cost silicon integrated circuits. For basic scene generation, an array of thin film emitters are placed on top of digital single instruction stream, multiple data stream (SIMD) parallel processors to provide high performance focal plane generation in a monolithic system. For more complex scene generation, low cost stacked silicon integrated circuits, using through-silicon wafer optoelectronic channels for three dimensional interconnections, form an extremely dense, high throughput, three dimensional parallel processing system. Thin film InGaAsP devices, which operate at wavelengths to which silicon is transparent, are integrated on top of standard foundry silicon integrated circuits so that stacked processor chips can communicate vertically. High speed analog interface circuitry on the Si integrated circuits provides a high bandwidth link between the devices and the digital processing circuitry. This processing approach provides tremendous generality for high frame rate image generation applications in a compact system. Issues addressed include system interfacing, power management, manufacturing tolerances, testing and repair, and system cost and effectiveness.

Citation Download Citation

Huy H. Cat, D. Scott Wills, Nan Marie Jokerst, Martin A. Brooke, and April S. Brown "Three-dimensional, massively parallel, optically interconnected silicon computational hardware and architectures for high-speed IR scene generation", Proc. SPIE 2469, Targets and Backgrounds: Characterization and Representation, (2 June 1995); https://doi.org/10.1117/12.210584

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available