32 x 16 CMOS smart pixel array for optical interconnects

Jongwoo Kim; Peter S. Guilfoyle; Richard V. Stone; John M. Hessenbruch; Kent D. Choquette; Fouad E. Kiamilev

doi:10.1117/12.386895

24 May 2000 32 x 16 CMOS smart pixel array for optical interconnects

Jongwoo Kim, Peter S. Guilfoyle, Richard V. Stone, John M. Hessenbruch, Kent D. Choquette, Fouad E. Kiamilev

Author Affiliations +

Proceedings Volume 4089, Optics in Computing 2000; (2000) https://doi.org/10.1117/12.386895
Event: 2000 International Topical Meeting on Optics in Computing (OC2000), 2000, Quebec City, Canada

Abstract

Free space optical interconnects can increase throughput capacities and eliminate much of the energy consumption required for `all electronic' systems. High speed optical interconnects can be achieved by integrating optoelectronic devices with conventional electronics. Smart pixel arrays have been developed which use optical interconnects. An individual smart pixel cell is composed of a vertical cavity surface emitting laser (VCSEL), a photodetector, an optical receiver, a laser driver, and digital logic circuitry. Oxide-confined VCSELs are being developed to operate at 850 nm with a threshold current of approximately 1 mA. Multiple quantum well photodetectors are being fabricated from AlGaAs for use with the 850 nm VCSELs. The VCSELs and photodetectors are being integrated with complementary metal oxide semiconductor (CMOS) circuitry using flip-chip bonding. CMOS circuitry is being integrated with a 32 X 16 smart pixel array. The 512 smart pixels are serially linked. Thus, an entire data stream may be clocked through the chip and output electrically by the last pixel. Electrical testing is being performed on the CMOS smart pixel array. Using an on-chip pseudo random number generator, a digital data sequence was cycled through the chip verifying operation of the digital circuitry. Although, the prototype chip was fabricated in 1.2 micrometers technology, simulations have demonstrated that the array can operate at 1 Gb/s per pixel using 0.5 micrometers technology.

Citation Download Citation

Jongwoo Kim, Peter S. Guilfoyle, Richard V. Stone, John M. Hessenbruch, Kent D. Choquette, and Fouad E. Kiamilev "32 x 16 CMOS smart pixel array for optical interconnects", Proc. SPIE 4089, Optics in Computing 2000, (24 May 2000); https://doi.org/10.1117/12.386895

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE