Paper
3 June 2002 40-Gb/s 4 x 10 array VCSEL driver in 0.35-μm CMOS technology
Hyung-Soo Kim, Sung-Jae Jung, Hee-Hyun Lee, Doo-Gun Kim, Young-Wan Choi
Author Affiliations +
Abstract
In this paper, we present a 40 Gb/s VCSEL driver (4 x 10 channels, 1 Gbps/ch) designed and fabricated in HYNIX 0.35 micrometers 2-poly 4-matel CMOS technology. The CMOS driver designed for a free space optical interconnect system consists of two NMOS for driving a VCSEL and protection circuit rejecting influence of electrostatic discharge (ESD) or unexpected input signal with several tens voltage amplitude. Two NMOS with CMOS channel length of 0.4 micrometers and width of 100 micrometers are used for adjusting dc bias current from 0 to 27 mA and ac modulation current from 0 to 13.8 mA. Protection circuit is made of two diodes. The purpose of the protection circuit is to permit the input modulation voltage range only from -5 to 5 V.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hyung-Soo Kim, Sung-Jae Jung, Hee-Hyun Lee, Doo-Gun Kim, and Young-Wan Choi "40-Gb/s 4 x 10 array VCSEL driver in 0.35-μm CMOS technology", Proc. SPIE 4652, Optoelectronic Interconnects, Integrated Circuits, and Packaging, (3 June 2002); https://doi.org/10.1117/12.469570
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Vertical cavity surface emitting lasers

Modulation

Optical interconnects

CMOS technology

Diodes

Device simulation

Computing systems

RELATED CONTENT

Optics in computers, servers, and data centers
Proceedings of SPIE (February 02 2012)
Reliability study of 1060nm 25Gbps VCSEL in terms of high...
Proceedings of SPIE (February 07 2012)
1060nm VCSEL for inter-chip optical interconnection
Proceedings of SPIE (February 03 2011)
10-Gbit/s VCSELs for datacom: devices and applications
Proceedings of SPIE (April 15 2003)

Back to Top