Paper
21 April 2003 Scheduling components for multigigabit network SoCs
Theofanis Orphanoudakis, George Kornaros, Ioannis Papaefstathiou, Helen-Catherine Leligou, Stylianos Perissakis, Nicholas Zervos
Author Affiliations +
Proceedings Volume 5117, VLSI Circuits and Systems; (2003) https://doi.org/10.1117/12.498488
Event: Microtechnologies for the New Millennium 2003, 2003, Maspalomas, Gran Canaria, Canary Islands, Spain
Abstract
To meet the demand for higher performance, flexibility, and economy in today's state-of-the-art networks, great emphasis is placed on unconventional hardware architectures of network processors. This paper analyzes the problem of processor internal resource and traffic management and proposes a programmable scheduler architecture implemented in a novel protocol processor that deals with the above problems in an integrated way. We briefly outline the architecture of the protocol processor and we support that the innovative scheduling scheme integrated in PRO3 is, in general, crucial for network Systems-on-Chip since it makes it feasible to use scheduler's architecture are discussed that lead to efficient integration of the component to different network processor architectures at a similar cost. Its beneficial features are easy hardware implementation, low memory bandwidth requirements and high flexibility so as to support multiple service disciplines in a programmable way, thousands of flows and even perform different scheduling tasks.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Theofanis Orphanoudakis, George Kornaros, Ioannis Papaefstathiou, Helen-Catherine Leligou, Stylianos Perissakis, and Nicholas Zervos "Scheduling components for multigigabit network SoCs", Proc. SPIE 5117, VLSI Circuits and Systems, (21 April 2003); https://doi.org/10.1117/12.498488
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Network architectures

System on a chip

Computing systems

Control systems

Copper

Computer architecture

Data storage

RELATED CONTENT

GBU-X bounding requirements for highly flexible munitions
Proceedings of SPIE (April 25 2017)
J2EE-based integrated telecom network management
Proceedings of SPIE (April 15 2004)
Architectural adaptation in MORPH
Proceedings of SPIE (October 08 1998)
An open source synthesisable model in VHDL of a 64...
Proceedings of SPIE (January 11 2007)

Back to Top