Paper
12 May 2005 OPC for double exposure lithography
Thorsten Winkler, Wolfgang Dettmann, Mario Hennig, Wolfram Koestler, Molela Moukara, Joerg Thiele, Karsten Zeiler
Author Affiliations +
Abstract
In DRAM technology, rapidly decreasing critical dimensions cause a strong need in lithography for optimization of illumination conditions. In critical line levels, this will lead to an increasing demand for application of different, specially optimized illuminations to differently structured layout portions. Such a strategy can be achieved by double exposure techniques. A major technical challenge in this approach is the case in which electrically connected layout regions are assigned to different litho illuminations. Here, the layout separation onto different masks must preserve a sufficient process window in the electrically connected layout cut regions. A key success factor is a double exposure aware OPC strategy, able to describe and correct layouts defined by the interaction of two exposures with different illumination settings. In our contribution, we present the results of a double exposure experiment for a critical metal level. A likewise mask-manufacturing-friendly and litho-friendly method of layout separation on 'double tri-tone masks' was developed. Mask and wafer results show the principal feasibility of the chosen concept and prove the necessary OPC functionality.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Thorsten Winkler, Wolfgang Dettmann, Mario Hennig, Wolfram Koestler, Molela Moukara, Joerg Thiele, and Karsten Zeiler "OPC for double exposure lithography", Proc. SPIE 5754, Optical Microlithography XVIII, (12 May 2005); https://doi.org/10.1117/12.599441
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Optical proximity correction

Lithography

Photomasks

Lithographic illumination

Metals

Optical lithography

Semiconducting wafers

RELATED CONTENT

S-FIL technology: cost of ownership case study
Proceedings of SPIE (May 06 2005)
Model-based double dipole lithography for sub-30nm node device
Proceedings of SPIE (September 29 2010)
Simulation tools for advanced mask aligner lithography
Proceedings of SPIE (September 21 2011)
Patterning strategy for low-K<sub>1</sub> lithography
Proceedings of SPIE (August 20 2004)

Back to Top