

References

1. L. W. Liebmann, B. J. Grenon, M. A. Lavin, S. Schomody, and T. Zell, “Optical proximity correction: a first look at manufacturability,” *Proc. SPIE* **2322**, 229–238 (1994). [doi: [10.1117/12.195818](https://doi.org/10.1117/12.195818)].
2. P. Agnello et al., “Phase edge lithography for sub 0.1 μm electrical channel length in a 200 MM full CMOS process,” *Proc. VLSI Technol. Digest Technical Papers*, 79–80 (1995).
3. S. M. Mansfield, L. W. Liebmann, A. F. Molless, and A. K. Wong, “Lithographic comparison of assist feature design strategies,” *Proc. SPIE* **4000**, 63–76 (2000) [doi: [10.1117/12.389061](https://doi.org/10.1117/12.389061)].
4. C. G. Willson, Ph.D., 2013 (29th) Japan Prize Laureate, Field Materials and Production, Achievement, Development of chemically amplified resist polymer materials for innovative semiconductor manufacturing process, Chemically Amplified Resists.
5. T. M. Bloomstein et al., “Critical issues in 157 nm lithography,” *J. Vac. Sci. Technol. B* **16**, 3154 (1998) [doi: [10.1116/1.590455](https://doi.org/10.1116/1.590455)].
6. H. Eisenmann, T. Waas, and H. Hartmann, “PROXECCO—Proximity effect correction by convolution,” *Vac. Sci. Technol. B* **11**, 2741 (1993).
7. L. W. Liebmann, J. Lund, F.-L. Heng, and I. Graur, “Enabling alternating phase shifted mask designs for a full logic gate level: Design rules and design rule checking,” *Proc. Design Automation Conf.*, 79–84 (2001).
8. L. W. Liebmann et al., “Enabling the 70-nm technology node with 193-nm altPSM lithography,” *Proc. SPIE* **4692**, 262–273 (2002) [doi: [10.1117/12.475663](https://doi.org/10.1117/12.475663)].
9. L. W. Liebmann et al., “Optimizing style options for subresolution assist features,” *Proc. SPIE* **4346**, 141–152 (2001) [doi: [10.1117/12.435690](https://doi.org/10.1117/12.435690)].
10. A. H. Gabor et al., “Subresolution assist feature implementation for high-performance logic gate-level lithography,” *Proc. SPIE* **4691**, 418–425 (2002) [doi: [10.1117/12.474591](https://doi.org/10.1117/12.474591)].
11. H. Haffner, J. Meiring, Z. Baum, and S. Halle, “Paving the way to a full chip gate level double patterning application,” *Proc. SPIE* **6730**, 67302C (2007) [doi: [10.1117/12.746116](https://doi.org/10.1117/12.746116)].

12. J. E. Meiring, H. Haffner, C. Fonseca, S. D. Halle, and S. M. Mansfield, “ACLV Driven Double-Patterning Decomposition with Extensively Added Printing Assist Features (PrAFs),” *Proc. SPIE* **6520**, 65201U (2007) [doi: [10.1117/12.712558](https://doi.org/10.1117/12.712558)].
13. A. E. Rosenbluth et al., “Optimum mask and source patterns to print a given shape,” *Proc. SPIE* **4346**, 486–502 (2001) [doi: [10.1117/12.435748](https://doi.org/10.1117/12.435748)].
14. D. Morris, K. Vaidyanathan, N. Lafferty, K. Lai, L. Liebmann, and L. Pileggi, “Design of embedded memory and logic based on pattern constructs,” *Proc. VLSI Technol.*, 104–105 (2011).
15. M. Rashed et al., “Innovations in Special Constructs for Standard Cell Libraries in Sub 28 nm Technologies,” *IEDM Technical Digest*, 248–251 (2013).
16. L. W. Liebmann, J. Kye, B.-S. Kim, L. Yuan, and J.-P. Geronimi, “Taming the final frontier of optical lithography: design for sub-resolution patterning,” *Proc. SPIE* **7641**, 764105 (2010) [doi: [10.1117/12.847222](https://doi.org/10.1117/12.847222)].
17. J. Y. Cheng et al., “Integration of polymer self-assembly for lithographic application,” *Proc. SPIE* **6921**, 692127 (2008) [doi: [10.1117/12.773247](https://doi.org/10.1117/12.773247)].
18. F. Nakajima, C. Kodama, K. Nakayama, S. Nojima, and T. Kotani, “Self-aligned quadruple patterning-compliant placement,” *Proc. SPIE* **9427**, 942708 (2015) [doi: [10.1117/12.2085705](https://doi.org/10.1117/12.2085705)].
19. L. W. Liebmann, “Gratings of Regular Arrays and Trim Exposures for Digital Designs: ensuring cost-effective access to leading-edge technology for low-volume ASICs,” *Lithography Workshop* (2010).
20. V. Kaushik et al., “Design implications of extremely restricted patterning,” *J. Micro/Nanolith. MEMS MOEMS* **13**(3), 031309 (2014).
21. V. Kaushik et al., “Rethinking ASIC design with next generation lithography and process integration,” *Proc. SPIE* **8684**, 86840C (2013) [doi: [10.1117/12.2014374](https://doi.org/10.1117/12.2014374)].
22. V. Kaushik et al., “Design and manufacturability tradeoffs in unidirectional and bidirectional standard cell layouts in 14 nm node,” *Proc. SPIE* **8327**, 83270K (2012) [doi: [10.1117/12.916104](https://doi.org/10.1117/12.916104)].
23. L. W. Liebmann (IBM) and D. Pietromonaco (ARM), “The increasing pain of scaling with 193i: Where does it hurt? How much more can we endure?,” Invited talk, SPIE (2013).
24. L. W. Liebmann, D. Pietromonaco, and M. Graf, “Decomposition-aware standard cell design flows to enable double-patterning technology,” *Proc. SPIE* **7974**, 79740K (2011) [doi: [10.1117/12.879643](https://doi.org/10.1117/12.879643)].
25. E. Kunnen et al., “A way to integrate multiple block layers for middle of line contact patterning,” *Proc. SPIE* **9428**, 94280W (2015) [doi: [10.1117/12.2086081](https://doi.org/10.1117/12.2086081)].
26. L. W. Liebmann et al., “Demonstrating production quality multiple exposure patterning aware routing for the 10NM node,” *Proc. SPIE* **9053**, 905309 (2014) [doi: [10.1117/12.2045958](https://doi.org/10.1117/12.2045958)].

27. L. W. Liebmann, "DfM, the teenage years," *Proc. SPIE* **6925**, 692502 (2008) [doi: [10.1117/12.782650](https://doi.org/10.1117/12.782650)].
28. L. W. Liebmann et al., "Integrating DfM components into a cohesive design-to-silicon solution (Invited Paper)," *Proc. SPIE* **5756**, 1 (2005) [doi: [10.1117/12.604723](https://doi.org/10.1117/12.604723)].
29. J. D. Hibbeler and D. N. Maynard, "Moving Carefully Towards Model-based Layout Optimization and Checking," Advanced Semiconductor Manufacturing Conference (11–12 June 2007).
30. S. W. Paek et al., "Enhanced Layout Optimization of Sub-45 nm Standard, Memory Cells and Its Effects," *Proc. SPIE* **7275**, 72751M (2009) [doi: [10.1117/12.815413](https://doi.org/10.1117/12.815413)].
31. C. Hui et al., "Hotspot Detection and Design Recommendation Using Silicon Calibrated CMP Model," *Proc. SPIE* **7275**, 72751R (2009) [doi: [10.1117/12.816556](https://doi.org/10.1117/12.816556)].
32. D. N. Maynard, B. B. Reuter, and R. J. Rosner, "SwampFinder," IEEVSEMI Advanced Semiconductor Manufacturing Conference (2001).
33. ITRS, *International Technology Roadmap for Semiconductors* (2003).
34. L. W. Liebmann et al., "Reducing DfM to practice: the lithography manufacturability assessor," *Proc. SPIE* **6156**, 61560K (2006) [doi: [10.1117/12.657139](https://doi.org/10.1117/12.657139)].
35. S. Mansfield et al., "Through-process modeling for design-for-manufacturability applications," *J. Micro/Nanolith. MEMS MOEMS* **6**(3), 031007 (2007) [doi: [10.1117/1.2774987](https://doi.org/10.1117/1.2774987)].
36. M. J. Brodsky et al., "Process-window sensitive full-chip inspection for design-to-silicon optimization in the sub-wavelength era," *Proc. SPIE* **5756**, 51–60 (2005) [doi: [10.1117/12.599865](https://doi.org/10.1117/12.599865)].
37. L. W. Liebmann et al., "Layout optimization at the pinnacle of optical lithography," *Proc. SPIE* **5042**, 1 (2003) [doi: [10.1117/12.485245](https://doi.org/10.1117/12.485245)].
38. L. W. Liebmann et al., "Simplify to survive, prescriptive layouts ensure profitable scaling to 32 nm and beyond," *Proc. SPIE* **7275**, 72750A (2009) [doi: [10.1117/12.814701](https://doi.org/10.1117/12.814701)].
39. L. T. Wang et al., "A pattern-based methodology for optimizing stitches in double-patterning technology," *Proc. SPIE* **9427**, 942704 (2015) [doi: [10.1117/12.2085955](https://doi.org/10.1117/12.2085955)].
40. L. W. Liebmann, "Bridging the resolution gap in 14 nm: designing for efficient transition to EUV (Invited Paper)," *Proc. SPIE* **8327**, 45 (2012).
41. M. Rashed et al., "Innovations in Special Constructs for Standard Cell Libraries in Sub 28 nm Technologies," *IEDM Technical Digest*, 248–251 (2013).
42. Wikipedia, "Apple system on a chip," http://en.wikipedia.org/wiki/Apple_system_on_a_chip (2013).
43. D. Kochpatcharin, "IP Quality," 48th ACM/EDAC/IEEE Design Automation Conference (June 2013).

44. S. Heck, S. Kaza, and D. Pinner, “Creating value in the semiconductor industry,” *McKinsey & Company*, http://www.mckinsey.com/client_service/semicconductors/latest_thinking/creating_value_in_the_semiconductor_industry (2011).
45. T. Yamashitaa et al., “Opportunities and Challenges of FinFET as a Device Structure Candidate for 14 nm Node CMOS Technology,” *ECS Transaction* **34**(1), 81–86 (2011).
46. T. B. Hook, “Fully depleted devices for designers: FDSOI and FinFETs,” IEEE Custom Integrated Circuits Conf. (Sept 2012).
47. J. Warnock, “Circuit design challenges at the 14 nm technology node,” 48th ACM/EDAC/IEEE Design Automation Conference (June 2011).
48. “ISSCC 2013 Trends,” http://isscc.org/doc/2013/2013_Trends.pdf (2013).
49. S. Iyer, “Keeping Moore’s Law Alive – an IDM perspective,” GSA Summit, http://www.gsaglobal.org/events/2012/0426/docs/keepingmoorelawalivekeynote-webpdf_000.pdf (2012).
50. “SoC Silicon and Software Design Cost Analysis: Costs for Higher Complexity Continue to Rise,” Semico Research Corporation, <http://www.semico.com/content/soc-silicon-and-software-design-cost-analysis-costs-higher-complexity-continue-rise> (2013).
51. M. Lavin, F. L. Heng, and G. Northrop, “Backend CAD Flows for Restrictive Design Rules,” *IEEE/ACM International Conference on Computer-Aided Design*, 739–746 (Nov 2004).
52. V. Rovner, T. Jhaveri, D. Morris, A. Strojwas, and L. Pileggi, “Performance and manufacturability trade-offs of pattern minimization for sub-22nm technology nodes,” *Proc. SPIE* **7974**, 79740I (2011) [doi: [10.1117/12.879514](https://doi.org/10.1117/12.879514)].
53. G. Northrop, “Design Technology Co-Optimization in Technology Definition for 22 nm and Beyond,” 2011 Symposium on VLSI Technology, 112–113 (June 2011).
54. C. Mack, “The future of lithography and its impact on design,” Keynote at the SPIE Advanced Lithography Conference, http://www.lithoguru.com/scientist/litho_papers/2013_SPIE_DFM_Keynote.pdf (2013).
55. “ITRS 2012 Litho One Pager,” <http://www.itrs.net/Links/2012Spring/ITRS 2012 Litho Spring One-pager.ppt> (2012).
56. Y. Chen et al., “Self-aligned triple patterning for continuous IC scaling to half-pitch 15nm,” *Proc. SPIE* **7973**, 79731P (2011) [doi: [10.1117/12.881645](https://doi.org/10.1117/12.881645)].
57. W. Hinsberg, J. Cheng, H. Kim, and D. Sanders, “Self-Assembling Materials for Lithographic Patterning: Overview, Status, and Moving Forward,” *Proc. SPIE* **7637**, 76370G (2010) [doi: [10.1117/12.852230](https://doi.org/10.1117/12.852230)].
58. S. Kornachuk and M. Smayling, “New strategies for gridded physical design for 32 nm technologies and beyond,” International Symposium on Physical Design (2009).

59. L. Chang et al., “A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65 nm CMOS,” IEEE Symposium on VLSI Circuits, 252–253 (June 2007).
60. T. Jhaveri, “Regular Design Fabrics for Low Cost Scaling of Integrated Circuits,” Ph.D. Thesis, Carnegie Mellon University, Pittsburgh, PA (2009).
61. W. Huang et al., “Local loops for robust inter-layer routing at sub-20 nm nodes,” *Proc. SPIE* **8327**, 83270D (2012) [doi: [10.1117/12.916290](https://doi.org/10.1117/12.916290)].
62. K. Lai et al., “Computational lithography platform for 193i-guided directed self-assembly,” *Proc. SPIE* **9052**, 90521A (2014) [doi: [10.1117/12.2046920](https://doi.org/10.1117/12.2046920)].
63. V. Bakshi, “State of EUVL – Challenges of HVM introduction,” Solid State Technology, <http://electroiq.com/euvt-focus/2014/03/04/state-of-euvt-challenges-of-hvm-introduction> (2014).
64. K. Vaidyanathan, “Exploiting challenges of sub-20 nm CMOS for affordable technology scaling,” Ph.D. Thesis, Carnegie Mellon University, Pittsburgh, PA (2014).
65. N. Weste, D. Harris, and A. Banerjee, *CMOS VLSI design: A Circuit and Systems Perspective*, Pearson/Addison-Wesley, Boston (2005).
66. L. Wissel et al., “A 550ps Access-Time Compilable SRAM in 65nm CMOS Technology,” IEEE Custom Integrated Circuits Conference, 21–24 (Sept. 2007).
67. T. Song et al., “A 14nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications,” IEEE International Solid-State Circuits Conference Digest of Technical Papers, 232–233 (Feb 2014).
68. V. Subramanian et al., “Device and circuit-level analog performance trade-offs: a comparative study of planar bulk FETs versus FinFETs,” *IEEE International IEDM Technical Digest*, 898–901 (Dec 2005).
69. M. Dehan et al., “Perspectives of (sub-) 32nm CMOS for Analog/RF and mm-wave Applications,” European Microwave Integrated Circuit Conf., 103–106 (Oct 2008).
70. K. Vaidyanathan, L. W. Liebmann, A. Strojwas, and L. Pileggi, “Sub-20 nm design technology co-optimization for standard cell logic,” IEEE/ACM International Conference on Computer-Aided Design (Nov 2014).
71. C. H. Lin et al., “Non-Planar Device Architecture for 15nm Node: FinFET or Trigate?,” IEEE International SOI Conf., 1–2 (Oct 2010).
72. O. Shacham et al., “Rethinking digital design: why design must change,” *IEEE Micro* **30**(6), 9–24 (2010).
73. S. Hsu et al., “A 280 mV-to-1.1 V 256b Reconfigurable SIMD Vector Permutation Engine with 2-Dimensional Shuffle in 22 nm Tri-Gate CMOS,” *IEEE Journal of Solid-State Circuits* **48**(1), 118–127 (2013).

74. R. Heald et al., “64-KByte sum-addressed-memory cache with 1.6-ns cycle and 2.6-ns latency,” *IEEE Journal of Solid-State Circuits* **33**(11), 1682–1689 (1998).
75. Y. Murachi, T. Kamino, J. Miyakoshi, H. Kawaguchi, and M. Yoshimoto, “A power-efficient SRAM core architecture with segmentation-free and rectangular accessibility for super-parallel video processing,” IEEE International Symposium on VLSI Design, Hsinchu, Taiwan (April 2008).
76. O. Shacham, “Chip multiprocessor generator,” Ph.D. Thesis, Stanford University, Cambridge, MA (2011).
77. Q. Zhu, “Application Specific Logic-in-Memory,” Ph.D. Thesis, Carnegie Mellon University, Pittsburgh, PA (2013).
78. Y. Xu, “Regular analog/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty,” *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems* **28**(5), 623–637 (2009).
79. G. Keskin et al., “Exploiting combinatorial redundancy for offset calibration in flash ADCs,” *IEEE J. Solid-State Circuits* **46**(8), 1904–1918 (2011).
80. S. Yaldiz et al., “Indirect Phase Noise Sensing for Self-Healing Voltage Controlled Oscillators,” *33rd Annual Custom Integrated Circuits Conference*, San Jose, CA (Sept 2011).
81. J. Ryckaert et al., “Design Technology Co-optimization for N10,” IEEE Custom Integrated Circuits Conference, San Jose, CA (Sept 2014).
82. R. Aitken et al., “Physical Design and FinFETs,” ACM International Symposium on Physical Design, Petaluma, CA (Mar 2014).
83. K. Tomioka et al., “A III-V nanowire channel on silicon for high-performance vertical transistors,” *Nature* **488**(7410), 189–192 (2012).
84. R. Courtland, “The Rise of the Monolithic 3-D Chip,” *IEEE Spectrum* **51**(3), 18–19 (2014).

Index

A

alternating phase-shifted mask (altPSM), 9
auto-router, 99

D

design impact, 1
design rule checking (DRC), 8
device parasitics, 97
directed self-assembly (DSA), 28

E

eight-transistor bitcell (8T bitcell), 95
electromigration, 98

F

fin-based field effect transistor (FinFET), 89

G

grating-based design, 88

H

hard IP, 88
hardware description language (HDL), 88

I

interconnect delay, 99
intrinsic gain, 98

L

litho–etch–litho–etch (LELE), 20

litho–etch–litho–etch–litho–etch

(LE³), 23

lithography-friendly design (LFD), 8

local interconnect, 90

local loop, 99

logic synthesis, 88

O

odd cycles, 10

optical proximity correction (OPC), 6

P

physical synthesis, 89

process window, 12

S

self-aligned double patterning (SADP), 21

self-aligned quadruple patterning (SAQP), 27

six-transistor bitcell (6T bitcell), 95

standard cell, 33

static random access memory (SRAM), 88, 93

sub-resolution assist feature (SRAF), 12

sub-resolution patterning, 1

T

transistor mismatch, 96

V

via redundancy, 99



Lars Liebmann, now with GLOBALFOUNDRIES, received B.S. and M.S. degrees in Nuclear Engineering and a Ph.D. in Engineering Physics from Rensselaer Polytechnic Institute, Troy, NY. He originally joined IBM in 1991, where he found his niche in developing design solutions for layout-intensive resolution enhancement techniques, such as alternating phase-shifted mask (altPSM) lithography and sub-resolution assist features (SRAFs). This work naturally lead Liebmann to focus on lithography-friendly design (LFD) for efficient implementation of increasingly complex resolution enhancement techniques (RET). The need to negotiate tradeoffs between designers and process engineers ultimately spawned the engineering discipline that is now called design-technology co-optimization (DTCO). After his transition to GLOBALFOUNDRIES, Dr. Liebmann continues to focus on DTCO as a means of defining robust technology architectures in the early stages of leading-edge technology nodes. He holds over 60 patents, has published over 40 technical papers, and has received IBM's Corporate and Outstanding Technical Achievement awards. For his work on LFD, Dr. Liebmann was appointed a Distinguished Engineer of IBM and a Fellow of SPIE.



Kaushik Vaidyanathan received a B.E. degree in Electronics and Communication Engineering from the Madras Institute of Technology at Chennai, India, and M.S. and Ph.D. degrees in Electrical and Computer Engineering from Carnegie Mellon University (CMU), Pittsburgh, PA. He started as an application-specific integrated circuit (ASIC) physical-design engineer at IBM in 2007. Subsequently, in 2009, he started his Ph.D. research under the supervision of Prof. Larry Pileggi at CMU, exploring design techniques that enable cost-effective and efficient SoC design below N20. Along with his collaborators at IBM and CMU he developed the holistic design technology co-optimization process and demonstrated its efficacy at N14. First as a Ph.D. student and then a postdoc at CMU, he and his collaborators developed a split-fabrication-based design flow to manufacture trusted integrated circuits. Since 2015, Dr. Vaidyanathan works as a Research Scientist at Intel Labs, where he explores the implications of using emerging devices, interconnects, and process integration methods on microprocessor and system-on-chip designs.



Lawrence Pileggi is the Tanoto Professor of Electrical and Computer Engineering at Carnegie Mellon University and has previously held positions at Westinghouse Research and Development and the University of Texas at Austin. He received his Ph.D. in Electrical and Computer Engineering from CMU in 1989. He has consulted for various semiconductor and EDA companies and was a co-founder of Fabbrix, Inc. (acquired by PDF Solutions) and Extreme DA (acquired by Synopsys). His research interests include various aspects of digital and analog integrated-circuit design and design methodologies. He has received various awards, including Westinghouse Corporation's highest engineering achievement award, a Presidential Young Investigator award from the National Science Foundation, Semiconductor Research Corporation (SRC) Technical Excellence Awards in 1991 and 1999, the FCRP inaugural Richard A. Newton GSRC Industrial Impact Award, the SRC Aristotle award in 2008, the 2010 IEEE Circuits and Systems Society Mac Van Valkenburg Award, the ACM/IEEE A. Richard Newton Technical Impact Award in Electronic Design Automation in 2011, the Carnegie Institute of Technology B.R. Teare Teaching Award for 2013, and the 2015 Semiconductor Industry Association (SIA) University Researcher Award. He is a co-author of *Electronic Circuit and System Simulation Methods* (McGraw-Hill, 1995) and *IC Interconnect Analysis* (Kluwer, 2002). He has published over 300 conference and journal papers and holds 36 US patents. He is a fellow of IEEE.