Advanced Etch Technology and Process Integration for Nanopatterning XIII

Nihar Mohanty
Efrain Altamirano-Sánchez
Editors

26–29 February 2024
San Jose, California, United States

Sponsored by
SPIE

Cosponsored by
Meta (United States)

Published by
SPIE

Volume 12958

Proceedings of SPIE 0277-786X, V. 12958

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

Advanced Etch Technology and Process Integration for Nanopatterning XIII, edited by
Nihar Mohanty, Efrain Altamirano-Sánchez, Proc. of SPIE Vol. 12958,
1295801 · © 2024 SPIE · 0277-786X · doi: 10.1117/12.3031879

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIEDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings:
Author(s), "Title of Paper," in *Advanced Etch Technology and Process Integration for Nanopatterning XIII*, edited by Nihar Mohanty, Efrain Altamirano-Sánchez, Proc. of SPIE 12958, Seven-digit Article CID Number (DD/MM/YYYY); (DOI URL).

ISSN: 0277-786X
ISSN: 1996-756X (electronic)

ISBN: 9781510672222
ISBN: 9781510672239 (electronic)

Published by
SPIE
P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time)
SPIE.org
Copyright © 2024 Society of Photo-Optical Instrumentation Engineers (SPIE).

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of fees. To obtain permission to use and share articles in this volume, visit Copyright Clearance Center at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher.

Printed in the United States of America by Curran Associates, Inc., under license from SPIE.

Publication of record for individual papers is online in the SPIE Digital Library.

SPIE. DIGITAL LIBRARY

SPIEDigitalLibrary.org

Paper Numbering: A unique citation identifier (CID) number is assigned to each article in the Proceedings of SPIE at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

- The first five digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B … 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

vii Conference Committee

ADVANCED PATTERNING INTEGRATION I

12958 02 **Mandrel/spacer engineering-based patterning and metallization incorporating metal layer division and rigorously self-aligned vias and cuts (SAVC)** [12958-1]

12958 04 **Active area patterning for CFET: nanosheet etch** [12958-3]

12958 05 **Patterning spacer source drain cavities in CFET devices** [12958-4]

12958 06 **Double self-aligned contact patterning scheme for 3D stacked logic and memory devices** [12958-5]

COMPUTATIONAL PATTERNING AND PATTERNING PROCESS CONTROL

12958 07 **Process optimization of MP18 semi-damascene interconnects with fully self-aligned vias at sub-2nm nodes** [12958-9]

12958 08 **Multi-step process optimization on high aspect ratio etching for memory devices** [12958-10]

OPTICAL AND PHOTONIC PATTERNING AND INTEGRATION APPLICATIONS

12958 09 **MEMS-on-CMOS integration of a holographic 8M-pixel SLM device using KrF-lithography** [12958-16]

12958 0A **Metalens manufacturing complexities and costs** [12958-17]

MATERIALS AND ETCH INTEGRATION

12958 0B **Dry etch challenges for patterning middle-of-line (MOL) contact trench in monolithic CFET (complementary FET)** [12958-19]

12958 0C **Confinement-dependent wet etching kinetics in Si nanochannels** [12958-20]

12958 0D **Extreme UV self-aligned double patterning process optimization for BEOL interconnections on 3nm nodes and beyond** [12958-21]

12958 0E **Etching of iridium thin films in chlorine- and fluorine-based inductively coupled plasmas** [12958-22]

12958 0F **Study of selective dry etching $Si_{0.7}Ge_{0.3}$ with different plasma source in process of gate-all-around FET** [12958-23]

COMPUTATIONAL PATTERNING AND PATTERNING PROCESS CONTROL II

12958 0G **In-depth discussion on pitch doubling flow CpK improvement through process integration (Invited Paper)** [12958-26]

12958 0H **Kinetic simulations of low temperature plasmas used for plasma processing** [12958-27]

NOVEL ATOMIC SCALE PROCESSES

12958 0I **New oxidants for thermal atomic layer etching of Cu** [12958-31]

12958 0J **Development of ALD precursors for low resistivity Zr, Hf, and Nb nitride films** [12958-33]

SUSTAINABILITY: JOINT SESSION WITH CONFERENCES 12957 AND 12958

12958 0K **Life cycle assessment of etching processes for FDSOI transistors technologies** [12958-45]

12958 0L **Where to apply sustainability optimizations in process flows?** [12958-46]

SUSTAINABILITY IN ETCH AND PATTERNING INTEGRATION

12958 0M **An overview of semiconductor industry efforts to reduce PFAS use and emissions in plasma processes (Invited Paper)** [12958-36]

12958 0N **Green chemistry for SiN etch** [12958-56]

POSTER SESSION

12958 0O **Investigation of the influence of hardmask morphology on bowing effect in nano-scale silicon plasma etching process** [12958-39]

12958 0P **Study of precisely controlled selective isotropic quasi-ALE of SiGe** [12958-40]

12958 0Q **A novel kinetic framework-based multiscale modeling of spatial atomic layer deposition process** [12958-42]

12958 0R **Modeling of silicon nitride chemical vapor deposition in high aspect ratio nano-scale substrate features** [12958-43]

Conference Committee

Symposium Chair

Qinghuang Lin, LinkTech International (United States)

Symposium Co-chair

John Robinson, KLA Corporation (United States)

Conference Chair

Nihar Mohanty, Meta (United States)

Conference Co-chair

Efrain Altamirano-Sánchez, imec (Belgium)

Conference Program Committee

Aleksandar Aleksov, Intel Corporation (United States)
John C. Arnold, IBM Thomas J. Watson Research Center (United States)
Keun Hee Bai, Samsung Electronics Company, Ltd. (Korea, Republic of)
Julie Bannister, Tokyo Electron America, Inc. (United States)
Robert L. Bruce, IBM Thomas J. Watson Research Center (United States)
Thierry Chevolleau, Minatec (France)
Sebastian U. Engelmann, IBM Thomas J. Watson Research Center (United States)
John Hoang, Lam Research Corporation (United States)
Catherine B. Labelle, Intel Corporation (United States)
Qinghuang Lin, Lam Research Corporation (United States)
Jake O'Gorman, Hitachi High-Tech America, Inc. (United States)
Prem Kumar Panneerchelvam, KLA Corporation (United States)
Erwine Pargon, Laboratoire des Technologies de la Microélectronique (France)
Angélique Raley, TEL Technology Center, America, LLC (United States)
Ricardo Ruiz, Lawrence Berkeley National Laboratory (United States)

Gurpreet Singh, Intel Corporation (United States)
Yuyang Sun, Siemens EDA (United States)
Richard S. Wise, Lam Research Corporation (United States)
Ying Zhang, Naura Microelectronics Equipment Company, Ltd. (United States)