Hardware description languages are not the easiest way to implement hardware designs for on-board hyperspectral image processing, therefore alternatives like HLS have become very popular to speed up the task. Nevertheless, HLS solutions are still behind RTL designs in terms of performance. Aimed at filling the gap between traditional HDLs and HLS, this work proposes a new hardware description language, based on simple predefined modules which perform well-defined tasks. The modules are meant to be chained together, defining multi-path pipelines. In contrast to traditional architectures, there is no standalone control unit, since the logic is embedded into the data flow.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.