Dr. Dipankar Pramanik Profile

Dr. Dipankar Pramanik

Senior Director at Synopsys Inc

SPIE Involvement:

Author

Publications (6)

Proceedings Article | 10 July 2003 Paper

Optimizing manufacturability for the 65-nm process node

Dipankar Pramanik, Michel Cote

Proceedings Volume 5042, (2003) https://doi.org/10.1117/12.485248

KEYWORDS: Fabrication, Lithography, Phase shifting, Image processing, Manufacturing, Image processing software, Photomasks, Optical proximity correction, 193nm lithography, Phase shifts

Read Abstract +

Proceedings Article | 10 July 2003 Paper

Assessing technology options for 65-nm logic circuits

Dipankar Pramanik, Michel Cote, Kevin Beaudette, Valery Axelrad

Proceedings Volume 5042, (2003) https://doi.org/10.1117/12.485256

KEYWORDS: Oxides, Lithography, Logic, Manufacturing, Photomasks, Transistors, Critical dimension metrology, Device simulation, 193nm lithography, Resolution enhancement technologies

Read Abstract +

Proceedings Article | 10 July 2003 Paper

Lithography-driven layout of logic cells for 65-nm node

Dipankar Pramanik, Michel Cote

Proceedings Volume 5042, (2003) https://doi.org/10.1117/12.485349

KEYWORDS: Lithography, Metals, Image processing, Silicon, Diffusion, Manufacturing, Photomasks, Transistors, Resolution enhancement technologies, Phase shifts

Read Abstract +

Proceedings Article | 2 July 2003 Paper

Cost-effective strategies for ASIC masks

Dipankar Pramanik, Henry Kamberian, Christopher Progler, Michael Sanie, David Pinto

Proceedings Volume 5043, (2003) https://doi.org/10.1117/12.485280

KEYWORDS: Lithography, Reticles, Manufacturing, Inspection, Photomasks, Dysprosium, Optical proximity correction, Critical dimension metrology, Semiconducting wafers, Defect inspection

Read Abstract +

Proceedings Article | 4 September 1998 Paper

Optimized shallow trench isolation for sub-0.18-um ASIC technologies

Faran Nouri, Olivier Laparra, Harlan Sur, Samar Saha, Dipankar Pramanik, Martin Manley

Proceedings Volume 3506, (1998) https://doi.org/10.1117/12.323962

KEYWORDS: Oxides, Polishing, Etching, Silicon, Diodes, Transistors, Semiconducting wafers, Plasma, Chemical mechanical planarization, Oxidation

Read Abstract +

Showing 5 of 6 publications

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Keywords/Phrases

Search In:

Publication Years