CONFERENCE PROCEEDINGS
Advanced Search
Prof. Xiaoyang Zeng
at Fudan Univ.
SPIE Involvement:
Author
Publications (1)
Proceedings Article | 10 October 2023 Paper
A high throughput cyclic redundancy check VLSI architecture for VVC intra block copy
Yi Ling, Yujie Cai, Yibo Fan, Xiaoyang Zeng
Proceedings Volume 12799, 127991B (2023) https://doi.org/10.1117/12.3005923
KEYWORDS: Error control coding, Video coding, Motion estimation, Design and modelling, Displays, Computer hardware, Very large scale integration, High efficiency video coding, Binary data, Standards development
SIGN IN TO:
  • View contact details
UPDATE YOUR PROFILE
Is this your profile? Update it now.
Sign into your SPIE.org account
Don’t have a profile and want one?
Create an account on SPIE.org
Advertisement
Advertisement
Back to Top