The use of TCAD as a powerful tool for improving device performance and process manufacturability is describe din this paper. The ability for TCAD simulation to provide quick insight and understanding to better pMOS heavy doped drain extension design is illustrated. The impact of surface dielectric property and interface condition on the HDD diffusion profile, the transistor performance, and the transistor parametric variation is discussed through the use of SIMS profiles, simulation results, and silicon dat. Significant changes in HDD profile, transistor characteristics and parametric variability are attributed to surface oriented dopant diffusion. The severity of such changes can vary with varying surface dielectric properties. Through TCAD simulations, we postulate that the surface oriented dopant diffusion is mainly due to the existence of a super steep interstitial gradient (SSIG), in addition to SPE dopant transport effects. Monte Carlo implant simulations using UT-Marlowe and SIMS profiles how that higher-energy-lower-dose HDD implant would produce a better HDD diffusion profile of same junction depth than lower- energy-higher-dose HDD implant does, as a result of SSIG. SIMS experiments designed to reduce surface oriented diffusion by using Ge and F co-implant are discussed. The SIMS profiles show that Ge is able to reduce surface oriented dopant diffusion by steric effects, but F co- implant produces the best HDD profile.
The sub-threshold characteristics and the reliability of BJTs, using platinum contact silicide (PtSi) or titanium contact silicide (TiSi2), are compared and analyzed. During processing, it is observed that the TiSi2 process produces higher interface state density (Dit) than the PtSi process. The increase in Dit not only leads to a higher base current in the BJTs, but also leads to a lower transconductance for the MOS transistors. The data also show that the impact on NPN and nMOS is more severe than the impact of PNP and pMOS, respectively. This can be explained by the non-symmetric interface state distribution, the re- activation of boron, and/or by substrate trap centers. The amount of interface states produced depends not only on the thickness of the titanium film deposited, but also on the temperature and duration of the titanium silicide process. The electrical data indicates that after all the Back-End- Of-The-Line processing steps, which includes a forming gas anneal, Dit is still higher on wafers with the TiSi2 transistor's base current increases at different rates between the two processes, but eventually levels off to the same final value. However, the PNP transistor's base current increases at approximately the same rate, but eventually levels off at different final values. These indicate that the TiSi2 process may have modified the silicon and oxygen dangling bond structure during its high temperature process in addition to removing the hydrogen from the passivated interface states.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.