We propose an all-optical design of NOT, AND, OR, one-bit half adder, and subtractor using a microring resonator-based 2:1 multiplexer. As a substitute for traditional CMOS technology, the sector is moving toward large-scale optical integrated circuits due to growing needs for ultraspeed terahertz data transport and processing. Furthermore, energy-efficient connections are becoming more and more crucial. Using MATLAB, the complete design is thoroughly simulated and verified at an operational speed of nearly 260 Gbps. The faster response times of the suggested multiplexer-based circuits make them especially useful for digital signal processing and communication systems. Also performance parameters, such as the “extinction ratio,” “contrast ratio,” “amplitude modulation,” “on–off ratio,” “quality factor,” “photon cavity lifetime,” and “relative eye opening,” are estimated. Circuit parameters that are optimized are chosen to construct the circuit practically.
Silicon micro-ring resonator-based generation of all-optical (2×2) Walsh–Hadamard code is proposed. The energy-efficient, ultra-high-speed, and compact nature of micro-ring resonator-based devices is essential for optical computing. Both MATLAB and the Ansys Lumerical finite difference time domain (FDTD) approach are used to implement the generation of all-optical (2×2) Walsh–Hadamard code. The proposed design is simulated at about 260 Gbps. In the recommended circuit, the needed pump power for switching is merely 0.84 mW, which is extremely little in contrast. The “figure of merits” of the proposed design is evaluated through numerical simulation. The obtained contrast ratio and extinction ratio are considerably greater at 25.24 and 14.63 dB, respectively. On the other hand, the achieved amplitude modulation of 0.13 dB is extremely low. The on-off ratio for a single micro-ring resonator is 36.9 dB.
The adder is a highly fundamental part of the central processing unit. The carry lookahead adder (CLA) has become the fastest adder used in digital circuits. For high-speed operations, optical computing has become an essential research field. In this manuscript, a microring resonator (MRR)-based all-optical (AO) CLA is proposed and analyzed. The MRR-based AO design is capable of getting a higher operational speed to fulfill the demands of end users. The Z domain’s mathematical model of the CLA is developed using the unit delay signal processing method. The numerical simulations validate the proposed circuit’s operational speed of close to 260 Gbps. The parameters for this design are chosen optimally to enable it to be effectively implemented for optical computations.
All-optical synchronous and asynchronous binary up counters that employ silicon micro-ring resonator-based T flip-flops are proposed. An alternative approach to design all-optical synchronous and asynchronous binary up counters is also demonstrated using fewer optical components. The proposed design is theoretically realized in MATLAB simulation software at a very high operational speed of 260 Gbps. The performance of this design is validated through amplitude difference, contrast ratio, extinction ratio, amplitude modulation, on–off ratio, etc. The optimized values of the micro-ring resonator are achieved through numerical simulation, which will help to implement the proposed design practically.
Data are transmitted at a higher rate over long and short distances to fulfill the global requirement using all-optical (AO) technology. The reliability or accuracy of data transmission is also a key factor along with the higher data rate to achieve today’s desire perfectly. The cyclic redundancy check (CRC) code is a powerful, robust, and widely used error detecting code for data communication system and storage devices to find any unintentional changes during transmission. A (7, 4) CRC encoder has been analyzed numerically using AO silicon microring resonator (MRR) at a high-operational speed of 260 Gbps. CRC encoder is designed using MRR-based XOR gates and D flip flops. The proposed CRC encoder circuit is validated through MATLAB simulation. The optimization of essential parameters is accomplished through simulation against various metrics. These parameters could be utilized for practical execution of this design.
The conventional logic circuits dissipate energy into the environment due to the loss of information; hence these are termed irreversible logic circuits. The reversible logic (RL) circuits are capable of minimizing the power dissemination, quantum cost, and garbage outputs. The RL circuits based on all-optical technology have been adopted by many researchers in recent. The Fredkin gate is a significant RL gate. A modified Fredkin gate (MFG) made of a silicon all-optical microring resonator is realized in MATLAB. The MFG is capable of designing 16-Boolean functions with very small complexity. The figure of merit of the proposed MFG is achieved through numerical simulation. The parameters are selected from the determined specifications, and this could provide a practicable implementation of the proposed design.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.