After large yield limiters are addressed during ramp, subtle layout pattern systematics continue to cause physical defects and prevent achieving entitlement throughout volume production of semiconductors. Current approaches are insufficient and require layout and location specific fallout information to further inform the pattern analysis engine. In this presentation we will describe a new approach to combine a pattern analysis engine (FIRE from PDF Solutions) with volume logic scan diagnosis (RCD from Siemens). The resulting yield Paretos include specific layout pattern systematic families as distinct root causes and show an overall increase in defect Pareto accuracy from ~70% to ~90%.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.