Dr. Hao Liang Profile

Dr. Hao Liang

at Univ of Science and Technology of China

SPIE Involvement:

Author

Publications (2)

SPIE Journal Paper | 19 January 2023

Implementation of encoder and decoder for low-density parity-check codes in continuous-variable quantum key distribution on a field programmable gate array

Xiunan Sun, Hao Liang

OE, Vol. 62, Issue 01, 014105, (January 2023) https://doi.org/10.1117/12.10.1117/1.OE.62.1.014105

KEYWORDS: Matrices, Continuous variable quantum key distribution, Signal to noise ratio, Field programmable gate arrays, Quantum hardware, Quantum channels, Optical engineering, Computer programming, Quantum numbers, Quantum encoding

Read Abstract +

Quantum key distribution (QKD) can provide an unconditionally secure communication encryption method. Continuous-variable QKD (CVQKD) requires extracting the key from the noisy channel, leading to higher requirements for the error-correcting codes used in multidimensional reconciliation. We extend the quasi-cyclic low-density parity-check of the radio design for the global 5G mobile communication technology standard to achieve error correction under lower signal-to-noise ratio on integrated hardware. A field programmable gate array (FPGA) chip is used to realize the approximate lower triangular matrix encoding algorithm, and the core module only has the circular shift register, which reduces the encoding complexity, improves the encoding efficiency, and reduces the hardware resource consumption. For extended super-long code words, the decoding algorithm requires additional hardware resources to implement, which the previous algorithm cannot meet. Therefore, we present a hardware implementation of offset minimum sum algorithm (OMSA), which can avoid operations of complex mathematical formula. The offset factor of OMSA reduce the error caused by the low accuracy of calculation on the hardware. The update of the decoding information is layered in a partially parallel way in the matrix to achieve the cross processing of node information. It speeds up the transmission of information between different nodes and the convergence of decoding algorithm of low-complexity parallel structure. Simulation results show that the maximum theoretical coordination efficiency is 85% when the code with block length is 69632 at a bit rate of 22/68 and the signal-to-noise ratio asymptotic threshold is 0.7. Using an FPGA, ∼0.1 frame error rate was achieved, but with a zero-bit error rate, the optimal achievable secret key rate is about 200 Kbps at 30-km distance theoretically. For a 200-MHz system clock on the successfully decoded block, 125 Gbps encoding throughput and 472 Kbps decoding throughput was achieved, better than the theoretical key rate of prototype of CVQKD.

Proceedings Article | 1 August 2022 Paper

Design of a high-speed data acquisition card for continuous-variable quantum key distribution

Xiunan Sun, Sijie Zhang, Hao Liang, Jiajin Ge

Proceedings Volume 12257, 1225712 (2022) https://doi.org/10.1117/12.2640175

KEYWORDS: Data acquisition, Clocks, Sensors, Quantum key distribution, Analog electronics, Field programmable gate arrays, Signal detection, Homodyne detection, Phase modulation, Computer security

Read Abstract +

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Keywords/Phrases

Search In:

Publication Years